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A Fixed Point VHDL Component Library for a High 
Efficiency Reconfigurable Radio Design Methodology 
Scott 19. Hoy, Marco A. Figueiredo 
Abstract- Advances in Field Programmable Gate Array 
(FPGA) technologies enable the implementation of reconfigurable 
radio systems for both ground and space applications. The 
development of such systems challenges the current design 
paradigms and requires more robust design techniques to meet 
the increased system complexity. Among these techniques is the 
development of component libraries to reduce design cycle time 
and to improve design verification, consequently increasing the 
overall efficiency of the project development process while 
increasing design success rates and reducing engineering costs. 
This paper describes the reconfigurable radio component 
library developed at the Software Defined Radio Applications 
Research Center (SARC) at Goddard Space Flight Center 
(GSFC) Microwave and Communications Branch (Code 567). 
The library is a set of fixed-point VHDL components that link the 
Digital Signal Processing (DSP) simulation environment with the 
FPGA design tools. This provides a direct synthesis path based on 
the latest developments of the VHDL tools as proposed by the 
B E E  VBDL 2004 which allows for the simulation and synthesis 
of fixed-point math operations while maintaining bit and cycle 
accuracy. The VHDL Fixed Point Reconfigurable Radio 
Component library does not require the use of the FPGA vendor 
specific automatic component generators and provide a generic 
path from high level DSP simulations implemented in Mathworks 
Simulink to any FPGA device. The access to the component 
synthesizable, source code provides full design verification 
capability: 
Index Terms- Software Defined Radio (SDR), Reconfigurable 
Computing, Very-High Speed Integrated Circuit (VlarSIC) 
Hardware Description Language O L ) ,  Field Programmable 
Gate Arrays (FPGA), Digital Signal Processing (DSP). 
L INTRODUCTION 
A Generic component library has been created to 
facilitate the development of Software Dehed Radios (SDR), 
here referred to as Reconfigurable Radios to represent the fact 
that the components are designed for an FPGA-based 
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reconfigurable computing platform. A new computer design 
paradigm has been established with the advent of FPGAs. As a 
consequence, a more robust design methodology is required to 
address the increase in system complexity. A new design 
methodology is described in this paper, along with the 
definition of the VHDL Fixed-point Reconfigurable Radio 
Component Library. 
The new emerging computer design paradigm is better 
abstracted when the traditional Von-Neumann compute model 
is viewed as a subset of the new paradigm, in contrast with the 
conventional view that FPGAs are a subset of the traditional 
design paradigm. In this more advanced view, the algorithm in 
question is implemented first in a simulation environment and 
later goes through a process of synthesis to be implemented in 
an FPGA centric environment that encompasses one or more 
Von-Neumann processors. 
The rationale for the emergence of a new computer design 
paradigm is justified in the first section of the paper. The 
second section of the paper describes the proposed design 
methodology that addresses the more advanced view of 
computer systems design. The next section describes the 
generic component library, followed by a discussion of the 
issues addressed in the design of the library and the advantage 
of the approach when compared to technology-dependent 
component generators. 
The uniqueness of the VHDL Fixed-point Reconfigurable 
Radio Component Library is that it uses the new proposed 
IEEE VHDL fixed-point package that the IEEE will release in 
the next VHDL standard, currently called VHDL200x. 
Appendix A of the paper discusses the science of paradigm 
shifts and appendix B presents the fixed-point arithmetic 
notation used in the design of the component l i b re .  A slide 
presentation that describes a design example utilizing the 
component library complements this paper [ 11. The example is 
a Mary Phase Shift Keying (M-PSK) Quadrature Amplitude 
Modulator (QAM) that was developed in a period of five days. 
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II. THE PARADIGM SHIFT IN COMPUTER DESIGN 
As a paradigm nears its point of exhaustion, a new one, much 
more powef i  and complex, starts its evolution. The new 
emergent cycle is covered by the current and successll 
paradigm, and clouded by its o m  state of disorder. As the 
new paradigm is consolidated, it suddenly appears from 
nowhere. There is enough evidence that shows the existence of 
a paradigm shift in computer design. For about half a century, 
the software paradigm, based on the Von Neumann compute 
model, has been the major force in the development of 
computer technology. The advent of commercial Field 
Programmable Gate Arrays in 1985 started a new cycle with 
the exploration of reconfgurable computing tecbniques [ 161. 
Today, reconfgurable computing technology enables the 
emergence of a new computing paradigm that is orders of 
magnitude more complex and powerful than the software 
paradigm. 
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Figure I -  A Paradigm in Evolution 
The evolution of a paradigm follows an S-shaped curve as 
illustrated in Figure 1. The break fkom the current paradigm 
and the evolution of the reconfgurable computing paradigm is 
also illustrated in the figure. The new paradigm is yet to be 
established. Appendix A provides further background on the 
science of paradigm shifts and the three phases of evolution 
that a paradigm goes through. 
Figure 2 - The Von Neumann Compute Engine 
The Von Neumann compute engine, as seen in figure 2, 
enabled the creation of the software paradigm, where an 
algorithm is mapped into instructions that are interpreted by a 
processor one at a time. The mathematician John Von 
Neumann developed his computing model in the late 1940s 
[ 14,171 as a derivation of the design of the ENIAC computer. 
Conversely, in the digi,?al hardware design paradigm, an 
algorithm is mapped into storage and logic functions that are 
isomorphic with the computation. This process allows several 
operations to be performed at the same time, reducing the time 
required to perform the operation, but requiring more silicon 
area than the Von Neumann compute engine. Application 
Specific Integrated Circuits (ASIC) are designed using the 
hardware paradigm [l5, 16, 181. They are implemented for 
applications that require processing speeds not achievable by 
Von Neumann engines and justify the development and 
manufacturing costs. 
Reconfgurable computing utilizes the hardware paradigm to 
build applications. However, a reconfigurable FPGA allows a 
new confgumtion, or hardware design, to define its logic 
circuit in a fraction of time. As a result, a reconfigurable 
computing engine allows multiple hardware designs to be time 
multiplexed and enables several applications to share the same 
device, similar to what happens in the software paradigm 
defined by the Von Neumann compute engine, but offering 
processing speeds similar to that of ASICs. As a result, a new, 
more powerful, and more complex paradigm is born, the 
reconfgurable computing paradigm. 
Those ignoring the computing paradigm shift currently under 
way prefer to see FPGA devices as just another element within 
the current computer design paradigm, where the Von- 
Neumann Central Processing Unit (CPU) is the heart of the 
system and every other device is a peripheral to it. This current 
design paradigm has created classes of design engineers 
separated as CPU designers, software designers and hardware 
designers. Another possible classification is that of an 
embedded systems designer to describe one that can both 
integrate devices and program them. 
Following the current classifications, the roles of each class of 
designer is very well determined and there is very limited 
crossing between the boundaries of one professional and 
another. For example, a CPU designer specializes in 
mathematical logic units such as floating-point arithmetic logic 
units (ALU), and complex memory management units and 
cache memory designs. It & very seldom that a traditional 
hardware or embedded systems designer has to design 
mathematical functions of high logic complexity that a CPU 
designer needs to implement. Conversely, software engineers 
use high level language compilers to map algorithms to a Von- 
Neumann processor and its operating systems, but they do not 
have to understand the concept of signals switching within the 
boundaries of a periodic clock, a domain better know by 
traditional hardware designers. 
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In the traditional computer design paradigm, FPGAs are just 
devices to be embedded in the platforms to allow for a more 
flexible reconfiguration of the system. However, if one looks 
closer into the current needs of a hardware designer while 
implementing an FPGA application, one realizes that the 
traditional professional borders are being crossed and the level 
of design complexity is growing for the average designer. 
Traditional hardware designers creating FPGA applications 
need to understand issues that are normally in the realm of 
CPU designers, such as the handling of complex arithmetic 
operations, either in floating or fixed-point representations. 
Once in the hands of a few, highly specialized designers, these 
functions now need to be implemented by the average FPGA 
designer. This is a clear indication that the traditional 
computing design paradigm is being broken. As a result, the 
higher level of complexity required by the average engineer 
requires a more sophisticated design paradigm to emerge. 
I 
Figure 3 - ReconJigurable Computing Design Paradigm 
The computer design paradigm that is emerging is better 
abstracted when the Von-Neumann compute model is viewed 
as a subset of the new paradigm, In this more advanced view 
illustrated in figure 3, the algorithm in question is implemented 
first in a simulation environment and later goes through a 
process of synthesis to be implemented in an FPGA centric 
environment that encompasses one or more Von-Neumann 
processors. This is the approach utilized in this work to 
implement reconfigurable radio designs, i.e., radio systems 
that are implemented utilizing Digital Signal Processing @SP) 
techniques in an array of FPGA devices. The breakthrough in 
adopting such a higher-level view of reconfigurable systems 
design results in a more efficient and robust design 
methodology that needs to be followed in order to handle the 
higher level of design complexity. 
m. A NEW DESIGN IUETHODOLOGY 
In order to overcome the inherent complexities of the 
reconfigurable computing design paradigm and provide a path 
for efficient design implementations by the average engineer, a 
few modifications to the current design paradigm must be 
addressed. First, it is imperative that the application design be 
looked at from a multi-disciplinary point-of-view. As such, the 
algorithm developer, many times referred to as the application 
scientist, is provided with a design environment where he/she 
can develop a model that is platform independent. This 
environment allows the scientist to create and test the model 
while transferring the design requirements to the application 
engineer. 
Second, from the scientific model, the application engineer 
should be provided with tools that allow himher to derive the 
solution according to the target platform. The approach 
adopted in this work is to use VHDL, an industry-standard 
hardware description language (HDL), to which the model is 
synthesized to target the reconfigurable computing platform. 
The components that target a Von-Neumann compute engine 
are properly mapped using the traditional s o h a r e  design 
paradigm, as illustrated in figure 4. 
Design Concept 
Requirements 
Document 
DSP Algorithm 
Development 
4 
I System Integration and Test 
I 
Characterization 
Figure 4 - DSP Application Development Flow 
Third, as in any complex application design, the 
documentation of the design process becomes paramount to its 
success. Starting with a requirements document that defines 
the system to be developed, a document that details the chosen 
design architecture follows. At the end, a characterization of 
the working design results in a final document. In short, design 
documentation is essential in an efficient design methodology 
that leads to repeatable implementations and allows teamwork 
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Eventually, design automation can provide a path for design 
implementation directly from the requirements document. 
Finally, in order to reduce complexity, generic component 
libraries are used to reduce the need for the average engineer 
to implement every component within the application domain. 
These libraries must be generic enough to allow the 
application to be target to diverse underlying technologies. 
m. TJ3E RECONFIGURABLE RADIO COMPONENT LBRARY 
A VHDL Fixed-point Reconfigurable Radio Component 
Library has been developed to aid in bridging the gap between 
migrating advanced DSP algorithms that are developed in high 
level modeling tools down to a hardware description language 
(VHDL), so they can be realized in a real-time reconfigurable 
computing platform. The intent of the library is to accelerate 
the conversion process from the high level algorithm modeling 
tools to synthesizable HDL code. The algorithm designer and 
the FPGA application designer can use existing design tools to 
synthesize the design while’ maintaining complete control over 
the design architecture. 
.algorithm designer implements the scientific model using 
floating-point mathematical representation in a simdation and 
modeling tool. The model is then translated to fixed-point 
representation and checked against the floating-point model 
using the simulation tool. The VHDL library is structured to 
allow the easy migration of the fixed-point model to a 
synthesizable fixed-point VHDL model that can be delivered 
to the FPGA designer for integration into the reconfigurable 
computing platform. For the scope of this paper, the high level 
algoritbm modeling tools used are Matlab and Simulink, &om 
Mathworks. 
Figure 5- Model Based Design Flow 
The diagram above shows the model based algorithm design 
flow used. This diagram illustrates that there is both a 
hardware component and software component in implementing 
high level algorithms into a reconfigurable computing 
platform. The hardware integration with supporting control 
software is the primary focus for the development of the 
VHDL fixed-point library. The supporting control soha re  is 
contained in the DSP C library named dsplibc. The DSP C 
library is a complementing software liirary that contains a 
fixed-point data type that is identical to the VHDL fixed-point 
library and provides supporting math functions that are used in 
configuring the VHDL fixed-point components, i.e., filter 
coefficient calculations. 
The primary function of the VHDL Fixed-point 
Reconfigurable Radio Component Library is to capture the 
look-and-feel of Simuhk within the current defrniion of the 
VHDL language specification. The components that are in the 
VHDL Fixed-point Reconfigurable Radio Component Library 
attempt to have a one to one mapping to its Simulink 
counterpart. The use of the library implies performing block 
substitution of the Simulink block to its equivalent VHDL 
fixed-point component. Therefore, the Simulink model 
diagram is recoded in VHDL fixed-point by connecting the 
equivalent VHDL fixed-point components that match the 
Simulink components. This approach provides complete and 
absolute control over the VHDL code design of a given 
algorithm. Nothing is hidden from the designer. The designer 
can freely examine all levels of the design hierarchy of the 
algorithm that is being designed. This approach promotes 
design reuse by creating highly generic synthesizable VHDL 
components. 
The primary obstacle in translating any high level fixed-point 
algorithm to synthesizable VHDL is the lack of a standard 
fixed-point data type. A standard fixed-point VHDL data type 
guarantees bit accuracy between the VHDL and the high level 
algorithm modeling tool domains. The uniqueness of the 
VHDL Fixed-point Reconfigurable’ Radio Component Library 
is that it uses the newly proposed IEEE VHDL fixed-point 
package that the IEEE will release in the next VHDL standard, 
currently called VHDL-2OOx. The new BEE VHDL fixed- 
point package adds a native fixed-point data type to VHDL. 
The package is written so that it is compatible with the current 
VHDL standard release. The package also works with current 
commercial VHDL simulators and synthesis tools. The reader 
should refer to Appendk B andor reference [SI for additional 
idormation on fixed-point notation and the proposed VHDL 
fixed-point package. 
The VHDL Fixed-point Reconfigurable Radio Component 
Library is organized into three separate libraries: the fixed- 
(fixptlib), the standard logic vector library 
application library (applib). The fixptlib and 
the slvlib contain the low level components that attempt to be 
as generic as possible to strongly promote design reuse. The 
fixptlib uses only the VHDL-2OOx proposed fixed-point data 
types (sfixed and ufixed) and the slvlib is limited to the data 
type std-logic-vector or std-logic. 
2006 Military and Aerospace Programmable Logic Devices Conference 
225-HOY .DOC 5 
The slvlib contains basic logic components such as flip-flops, 
registers and comparators; memory components such as 
Random Access Memory (RAM) and Read Only Memory 
(ROW blocks; coeunication level converters (Non Return 
to Zero (NRZ) L, M and S); and clock divider components. 
The Eurptlib contains real and complex math operators such as 
adders, subtractors, multipliers and dividers; multi-rate 
components such as variable down-sampler and up-sampler, 
apd decimating and interpolating Cascaded Integrator-Comb 
(CIC) filters; real and complex memory components such as 
unit delays, variable unit delays, sine and cosine memory units; 
real and complex filter components such as Finite Impulse 
Response (FIR) and Infinite Impulse Response (IIR) filters; 
communication components such as Numerically Controlled 
Oscillators (NCO), VQ vector modulators, second order 
Digital Phase Locked Loop (DPLL) filters, bi-phase coders, 
symbol synchronizers, Costas loop, and pseudo-random 
number generators; and control logic components such as 
comparators and counters. 
The library applib contains complete systems or applications 
that are built out of the components that are in the fixptlib and 
slvlib. This growing library is currently composed of a multi- 
rate Binary Phase Shift Keying (BPSK) demodulator, a multi- 
rate Quadrature Phase Shift Keying (QPSK) demodulator, a 
NASA ground network demodulator and a Tracking Data and 
Relay Satellite System (TDRSS) Direct Sequence Spread 
Spectrum (DSSS) de-spreader with a multi-rate demodulator, 
which includes all the TDRSS spreading codes. 
The applib library is not required to be generic since the 
components in the library define the highest levels of hierarchy 
for a complete system to be integrated into the FPGA 
implementation design flow. The components that are in the 
applib convert any fixed-point components that use the 
VHDL-2OOx fixed-point data types to the std-logic-vector 
data type by stripping off the binary point. The integer value 
is preserved. All components in the applib use the current 
VHDL standard data type stc-logic-vector or std-logic on 
their inputs and outputs. 
V. L I B R A R Y D E V E ~ P ~  
One major issue that the designer faces in translating a fixed- 
point Simulink model to VHDL fixed-point is pipelining. 
Pipelining a fixed-point algorithm in VHDL can be just as 
tedious as maintaining the bit accuracy. In Simulink, 
pipelining is not typically done since the algorithm design is- 
the main focus. If feedback is used in an algorithm design such 
as a Phase-Lock-Loop (PLL), equalizer or demodulator, the 
pipeline delay can be modeled in Simulink by placing a single 
variable delay on the feedback This delay value can be the 
total pipeline delay that will be in the VHDL fixed-point 
model to maintain bit accuracy or can be adjusted to determine 
the maximum amount of pipeline delay that the system 
supports. The VHDL model distributes this delay throughout 
its architecture for speed. All components in the library 
contain pipelining variables in their generic maps to simplifv 
the pipelining process. This attempts to make pipelining a 
simple design change versus manud recoding of existing 
VHDL, if pipeline registers are needed to be moved or re- 
arranged. The use of the fixed-point data type coupled with 
the pipeline control now allows for simplified modifications to 
the fixed-point bit precision or pipeline registers in the W b L  
code. 
Commercial HDL code generators that generate HDL code 
from Simulink have been examined, but due to their current 
limitations they are not used in the critical design path on large 
scale designs. They do work well for small, simple designs, 
but they begin to impose additional limits and work on a 
designer when creating large scale multi-hierarchical DSP 
systems. An example would be a multi-rate DSP algorithm 
such as a demodulator. Additional issues include not 
supporting native data types, toolboxes, or block sets that are 
available in the Matlab and Simulink tools. Examples are 
multi-dimensional mays, fixed-point data type, stateflow, 
simulation accelerator, and the validation and verification 
tools. 
The current HDL code generators are implemented by third 
party vendors to support their underlying FPGA technology, 
which requires the application designer to use of their block 
sets to handle the code generation. This can lead to having to 
re-draw a fixed-point Simulink model that is done using the 
Mathworks blocks in the third-party code generator vendor 
blocks. This approach creates additional work that the user 
has to perform when using the current code generators, an 
issue commonly referred to as "block set hell". When the 
designer attempts to generate code, the designer has very 
limited to no control over how the code is generated. Most 
likely the generated code is usually not intended to be viewed 
outside the code' generation process but treated as a "black 
box", which can lead to verification limitations. A critical 
question to understand on the code generation tools is how 
Simulink time is translated to VHDL time and the 
corresponding HDL clock tree that will drive the hardware 
logic. This concept can be difficult to grasp for both the 
algorithm designer and the FPGA designer. 
While there are attempts to improve designer productivity with 
the HDL code generators, the IEEE is planning significant 
enhancements to VHDL in VHDL-2OOx that allows for higher 
levels of abstraction. In obtaining these high levels of 
abstraction, VHDL200x provides improved generics and data 
types that are more objected oriented, which is similar to C++ 
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and the C t t  templates. The improved generics allow for 
generic arrays such that the element width along with the 
dimension can be defined at instantiation. The current VHDL 
standard only allows for the dimension to be defined at 
instantiation but with the element width fixed. The new 
standard, for example, allows the creation of a generic vector 
or matnix that could have each array element of type 
std-logic-vector but the width of the std-logic-vector can be 
defrned at signal or variable instantiation, along with the 
vector/matxix dimensions. New data types that significantly 
aide in higher level abstractions is the addition of a 
synthesizable fixed-point and floating point data type along 
witH supporting synthesizable math algorithm such as square- 
root, sine, cosine, etc. The addition of these data types 
significantly aide the designer in the migration of a fixed-point 
design that was originally modeled in a high level tool, suchas 
Simulink, to VHDL since it makes maintaining bit accuracy 
trivial. 
It is important to keep in mind the design limitations that 
cukently exist between the VHDL language standard and the 
high level algorithm modeling tools such as Matlab/Simulink. 
VHDL currently limits the designer by not allowing higher 
levels of abstraction due to limits on generics and current lack 
of higher level data types. The main limitation with VHDL 
can be traced to the synthesis tools by asking the question: 
How compliant is the synthesis tool to the latest VHDL 
standard release? Obtaining a complete answer to this 
question fi-om a synthesis tool vendor is difficult and usually 
countered by write the VHDL code and run it through the 
synthesis tool to see if the expected logic was generated 
without the tool complaining. 
The high level algorithm modeling tools such as 
Matlab/Simulink have their own limitations when attempting 
to translate a fixed-point model to a HDL. The main issue 
with the translation is that Matlab/Simulink is not a traditional 
logic design tool and its main design entry is based on block 
diagram or signal flow abstraction rather than a schematic 
abstraction. When a design is translated from a high level 
algorithm modeling tool down to the HDL level, additional 
information is inherently added to the design at the HDL level 
due to moving to a lower level of abstraction. The objective 
for a HDL code generator is how to present the additional low 
level details that must be addressed in crossing tool domains 
(high level abstraction to low level abstraction) while 
preserving (as much as possible) the existing design flow of 
the high level algorithm modeling tools. 
While VHDL and Simulink have their limitations that the 
designer needs to be aware of, both have some similarities that 
the designer can use to hisher advantage. Both VHDL and 
Simulink enforce a model based design approach through a 
strong design hierarchy, albeit Simulink is strictly visual, 
coupled with some scripting language (Matlab), while VHDL 
is text based. The addition of the fixed-point package to 
VHDL in VHDL 200x significantly improves translating a 
high level fixed-point algorithm into VHDL fixed-point by 
resolving the bit accuracy. 
A final note conceming the third-party HDL code generators 
from Simulink fixed-point models is that Mathworks has 
entered into this arena and has recently released a Simulink to 
HDL code generation tool this month, September 2006, with 
the R2006b release. According to the release notes, it does 
support native Simulink blocks that support the fixed-point 
data type and HDL code generation from Stateflow (state 
machine editor). The HDL code generation fi-om a high level 
fixed-point architecture block diagram model is possibly the 
fbture in improving the designer productivity, but these tools 
are currently in their infancy. 
VI. CONCLUSION 
The work performed in the development of the VHDL Fixed- 
point Reconfigurable Component Library took in 
consideration the emergence of a new computer design 
paradigm. Consequently, it led to the development of a more 
robust and efficient design methodology that addresses the 
higher levels of complexity present in reconfigurable 
computing design. By recognizing the potential of the new 
features presented by the upcoming IEEE VHDL standard, the 
component library not only reduces the t h e  to assemble 
reconfigurable radio applications, but it also leverages on 
current Commercial Off-The Shelf (COTS) design tools, while 
providing a seamless integration path between the simulation 
and synthesis environments. The result is a considerable 
reduction of time in application development, fiom months to 
days or weeks, depending on the application. The example 
design created for the purpose of demonstration of the library 
capabilities, an M-PSK modulator, was implemented in five 
days, a process that traditionally takes weeks or months. 
This work validates the conclusion that generic VHDL 
component libraries provide a path for the increase in design 
efficiency and contribute to the establishment of the new 
reconfigurable computing paradigm. This technique should be 
extended to application fields other than reconfigurable radios. 
Finally, the proposed improvements in the IEEE VHDL 
standard haven proven to be essential for the success of the 
new design approach. 
APPENDEA-PARADIGM S m s  
The evolution of a paradigm is said to pass through three 
distinct phases 12. In phase 1, the formation phase, the 
original standard is invented or formed from the combination 
of several elements previously disorganized. In phase 2, the 
consolidation phase, the new standard is perfected in a 
cumulative process through repetitive modifications and 
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rejection of the pieces that do not fit the original standard. In 
phase 3, the transformation phase, the original standard is 
broken, and differences previously left out are incorporated 
through innovation and opening of the system. Invention, 
perfection, and innovation characterize the three phases of 
development of a system. 
The three phases of the evolution of a system can be illustrated 
by an S curve, as shown in figure 1. The phases are marked by 
two breakpoints, or points of change. 
The first breakpoint marks the change fiom phase 1, where an 
accepted paradigm has been established, and phase 2, where 
the goal is to improve the established paradigm. It is only 
possible to reach higher levels of growth through repetition, 
amplification and perfection of the basic paradigm. However, 
every successful paradigm enjoying the growth in phase 2 
extends its reach to a certain level where the original paradigm 
is exhausted, and it needs to be changed. At this second 
breakpoint, the ideas that have been rejected in phase 2 are 
revisited. 
Two distinct processes characterize phase 3, the 
transformation phase. The differences are integrated through 
the means of innovation and construction following the basic 
paradigm that appeared in phase 2, and the old system is 
continuously integrated through assimilation and connection of 
the parts previously left out. At the same time, a new phase 1 is 
created, and a bifurcation appears, as illustrated in figure 1. 
There is a division, where part of the established paradigm 
moves away &om the process of innovation and begins a 
process of reinvention of the entire paradigm in a much more 
complex level. 
However, the new emergent cycle, or the new phase 1, is 
invisible, covered by the current and successful paradigm, and 
clouded by its own siate of disorder. As it reaches its phase 2, 
it suddenly appears fiom nowhere. 
APPENDIX B -FIXED-POINT NOTATION 
Fixed-point notation is illustrated in figure 6. Fixed-point 
notation partitions an integer into three Werent parts. These 
parts are the sign bit for signed case (denoted by the letter s 
which implies two's complement), integer bits (denoted by the 
letter i), and fiactional bits (denoted by the letter f). 
S i &  Point 
Binaly Point 
Figure 6- Fixed-point Notation 
The binary point separates the fiactional or precision bits fiom 
the integer bits. A fixed-point variable can be described by the 
following three attributes: the total number of bits, wordlength 
(wl), total number of integer bits, integer wordlength (iwl), and 
the total number of fiactiod bits, f iactiod wordlength (fwl). 
From the three attributes, only two are needed since the third 
one can be derived fiom the two attributes that are used to 
define a fixed-point variable. Simulink, for example, defines a 
fixed-point number using the wordlength and fiactional 
wordlength. The VHDL 200x fixed-point package defines a 
fixed-point variable based on an array range that contains both 
positive and negative indices. In VHDL, the binary point is 
assumed to be placed between the indices 0 and - 1. 
0 
SignedCase: signal x : sfixed(5 downto -6); 
Unsigned Case : signal x : uf ixed (5 downto -6) ; 
The standard VHDL attribute x'length can be used to 
determine the wordlength. For the signed case, to determine 
number of integer bits the VHDL attributes x'high or 
x left catl be used. For the unsigned, case to determine the 
number of integer bits a +1 needs to be applied to the x I high 
or x'left due to the zero indexing. The number of 
fiactional bits can be determined by abs(x'1ow) or 
abs (XI right). This will return a positive number for the 
number of fractional bits. If the absolute value function is 
omitted, the returned number will be negative if the number of 
fractional bits is greater than zero. The VHDL fixed-point 
package defines a to-real ( 1 function that will convert the 
fixed-point variable to a floating-point representation that is 
based on the defined fixed-point attributes. For the fixed-point 
2006 Military and Aerospace Programmable Logic Devices Conference 
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Fixed-point 
variable defined in figure 7, the signed real value is -10.40625 
and the unsigned value is 53.59375. 
VHDL Full Scale Range 
The VHDL 200x fixed-point package provides support for 
fixed-point rounding and overflow. The rounding modes 
supported are truncation and round to nearest. These are 
denoted by the defined boolean constants f ixed-truncate 
and fixed-round. The overflow modes supported are 
saturation and wrap. These are denoted by the defined 
boolean constants f ixed-saturate and f ixed-wrap. 
The VHDL 200x fixed-point package defines the fundamental 
fixed-point arithmetic operators addition (+), subtraction (-), 
multiplication (*), division (0, modulus (mod), remainder 
(rem), absolute value (abs), and reciprocal. The fixed-point 
tic performs full precision arithmetic. This means that 
the user must be aware of what the resulting fixed-point 
variable wordlength is for the fixed-point arithmetic that is 
performed so that the variable that will contain the result wil l  
be the proper length. Table 1 illustrates the full precision 
fixed-point arithmetic in terms of the wordlength and 
fi-actional wordlength for those familiar with Simulink and 
Matlab. Table 2 illustrates the same full precision fixed-point 
as shown in Table 1 but in terms of VHDL fixed-point 
declaration. For further information on the usage and 
capabilities of the VHDL-200x fixed-point package refer to 
reference [5]. 
Unsigned A mod 
Table I-Full Precision Fixed-point Arithmetic 
Table 2- Full Precision P73DL-200~ Fixed-point Arithmetic 
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